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Introduction: Scaling the data rates of nanophotonic interconnects
Silicon photonic components are evolving as enablers for highly scalable interconnect solutions for multi-core multi-processors [1] [2] [3] [4] [5] [6] [7] . Small foot-print devices are essential for nanophotonic interconnects due to the demand for large bandwidth density (Gbit/s·μm) [8] and large modulation rate to foot print ratio (Tbit/s.mm 2 ) [8] . In particular, compact electrooptic modulators can play a critical role in scaling the optical interconnects [1] [2] [3] [4] [5] [6] [7] . Hence, it is of great interest to pursue scaling techniques for bandwidths achievable using compact modulators.
Wavelength Division Multiplexing (WDM) is ideally suited for scaling an on-chip optical interconnect due to complexity, foot print and optical insertion loss considerations. Several multi Gbit/s silicon electro-optic modulators have been demonstrated recently, based on a MOS capacitor [9] , a PIN diode [10] [11] [12] [13] or a PN junction [14] [15] [16] [17] [18] . However, the scaling of single wavelength modulation capability is limited fundamentally owing to carrier transport [19] , photon lifetime of the optical structures [20] , signal integrity limits [21] and high cost of serialization and deserialization. The scaling of interconnect capability using parallel banks of waveguides is limited due to the problem of efficient crossing of multiple waveguides, multiple times with low cross talk and insertion losses [22, 23] . Hence, WDM along with a combination of multiplexing schemes are essential to meet the bandwidth requirements of future interconnects.
Here, we extend the modulation capability to 50 Gbit/s using a combination of carrier engineering methods and a wavelength multiplexing scheme. We use four wavelength specific silicon micro-ring based modulators each operating at 12.5 Gbit/s with a total micro-ring device area ~500 µm 2 . Prior works in silicon micro-ring modulators have achieved single channel modulation speed of 18 Gbit/s [10] and multi channel modulation capability of 16 Gbit/s (4X4 Gbit/s) [24] . The achieved interconnect density (50 Gbit/s with a 250 nm X 450 nm waveguide, estimated at 33 Gbit/s.µm) is now within the requirements of future high performance computing requirements [8] . To the best of our knowledge, this is the highest modulation capability demonstrated on a single waveguide using micro-ring resonator modulators in a silicon photonic platform [10] [11] [12] [13] [14] [16] [17] [18] 24 ]. We use micro-rings of varying radii to obtain 4 modulators operating at distinct wavelengths (Fig. 1) . Travelling wave single mode silicon micro-rings are well suited for WDM due to the wavelength selectivity of the micro-rings [24], scalability to large free spectral range [25] , and absence of higher order modes [26] . Each micro-ring modulator is formed by a silicon micro-ring resonator embedded into a PIN diode (Fig. 2) . The modulator operates via optical transmission change mediated by free carrier dispersion by injecting and extracting free carriers. The radii of the rings are controlled through fabrication to differ by 20, 40 and 60 nm in circumference (Fig. 3a) . The operating wavelengths of the modulators are spread between 1550.0 nm to 1561.2 nm with an inter-channel spacing of 3 ± 1 nm to form a coarse wavelength division multiplexing scheme. The scalability of this scheme depends on the fabrication control of the spacing and repeatability. Earlier works with several micro-rings have shown increasing control over the center wavelengths of micro-ring resonators on silicon-on-insulator substrates [27, 28] . We obtained the optical transmission spectrum of the WDM micro-ring bank using a tunable laser with quasi-TE polarized light (Fig. 3b) . Fig. 2 . SEM image of a 6 µm silicon micro-ring modulator created by embedding a micro-ring in a PIN junction. A 50 nm slab is used to electrically contact the waveguide for carrier transport. We fabricated the micro-ring modulators on a silicon on insulator substrate. The top silicon layer (260 nm thick) is used for the passive waveguides and the electro-optical microring modulator. The patterning steps are all performed with electron-beam lithography (JEOL 9300). We defined the silicon waveguides and the ring resonator lithographically and then partially etched the silicon layer to a depth of 210 nm. Another lithography step was used to cover the modulator region and continue the silicon etch, leaving the 50 nm slab only around the modulator for the PIN diodes. After the etching we deposited 20 nm SiO 2 for silicon passivation. Next, we performed the implantation steps for the p-region (outside the rings, BF 2 , dose 3X10 15 /cm 2 at 45 keV) and n-region (inside the ring, Phosphorous, dose
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/cm 2 at 33 keV) respectively. A relatively low temperature anneal (650°C Rapid Thermal Anneal (RTA) for 120s) was subsequently used to activate the dopants. Nickel Silicide was then used for the electrical contacts to the modulator, with 15 nm evaporated nickel and 50 s RTA at 550°C. We then deposited 1 µm SiO 2 top cladding, and patterned via holes and contact pads connecting to the electrodes of the modulator and detector respectively. The doped regions are separated from the waveguide edge by 200 nm to reduce the optical mode overlap with the doped regions. Metal contacts are formed to the center of the ring as well at several points on the periphery. We also note that it is essential to include the PIN diode over the waveguide coupling region to obtain high speed operation. The 50 nm slab region is confined only to the modulator region to allow for low-loss wave guiding to the device from the chip edges.
Modeling the electro-optic performance of a silicon micro-ring electro-optic modulator
The modeling of the modulator performance consists of analyzing the electrical response of the electrical PIN structure and the optical response of the micro-cavity. Among other factors, the key parameters determining the response are the cavity photon lifetime and carrier recombination lifetime in the wave-guiding region of the diode. [18] We modeled the complete transient electro-optic response of the device. The modeling method is shown in Fig. 4 . The electrical modeling was carried out in SILVACO device simulation software [29] . The software models the internal physics of the device by numerically solving the Poisson and charge continuity equations. The suitability of SILVACO for simulation of these characteristics has been established by prior works [20, 30, 31] . We included Shockley Read Hall (SRH), Auger and direct recombination models.
The transient optical response of the device is calculated by finite time difference iterative solution of the micro-cavity optical field. The free carrier dispersion of silicon is modeled using the following equations for the refractive index and absorption coefficient for a wavelength of 1 
where Δn is the change in refractive index, Δα is the change in absorption coefficient of intensity, Δn is the injected electron density per cm 3 , and Δp is the injected hole density per cm 3 . We outline the models and parameters used in Table 1 .
Optimizing the speed of a silicon micro-ring electro-optic modulator
The high speed operation of the carrier-injection modulator is enabled by engineering the carrier dynamics to achieve optimal charge injection into the device. The rise and fall times of the carrier injection electro-optic modulator are coupled due to the carrier dynamics. The electro-optic response of the micro-ring modulator to a 1 ns voltage pulse of amplitude 1.25 V is shown in Fig. 5 . We see injected carrier density of 1.5 X10 17 /cm 3 for electrons and holes at 100 ps. The optical transient at the leading edge can be attributed to the interference between the stored light leaking from the cavity and the incoming light. The stored light is frequency shifted due to the adiabatic wavelength conversion process in the optical cavity [35, 36] . At an applied voltage of 1.25 V, one can see that the optical turn-on can be achieved at 50 ps from the beginning of the transients. To achieve, a 25 ps turn-on time, we can increase the applied voltage to 2.5 V (Fig. 5(a) ). However, this significantly affects the turn-off transients, limiting the maximum operation speed of the modulator. In Fig. 5b , we show the time taken for carrier extraction via free carrier drift across the device cross section.
As the electro-optic turn ON voltage is increased to obtain faster turn-ON, time taken to extract the free carriers increases (due to mobility degradation [34]) leading to limited speed [26] . We overcome this problem by decoupling the rise and fall time transients. We achieve simultaneous fast turn-ON and fast turn-OFF by controlling the amount of charge injected into the modulator and therefore decoupling the injection and extraction time response. We control the injected charge by engineering the applied voltage into a pre-pulsed Non-Return-Zero pre-pulsed form. The engineered form of the applied voltage is shown in Fig. 6a . A sharp pulse of pulse width equal to or less than a single bit is applied to the pulse with a peak voltage of 2 V. The applied voltage is then reduced to V hold such that the injected current at steady state exactly compensates for free carrier recombination in the waveguide:
where
is the steady state current through the PIN diode, recomb  is the carrier recombination lifetime, Q is the total injected charge at steady state, R is the total effective series resistance, k, Boltzmann constant, α the non-ideality coefficient of the diode, I 0 is the reverse saturation current. The Typical parameters for silicon PIN modulators are I 0 ~100 nA, V t = 0.5 V, α = 0.62, R = 250 Ω. A detailed analytical modeling will be presented elsewhere [25] . The high speed pulse shaping of the applied voltage has previously enabled 18 Gbit/s operation in carrier injection micro-ring modulators [10] . Figure 6 a shows the response of the free carriers to the applied voltages in pre-pulsed and non-pre-pulsed cases. The free carrier response to NRZ signal shows a considerable delay at the falling edge limiting the speed of electro-optic response. One can see that pre-pulsed voltage allows for optimum charge injection while providing a fast carrier extraction transient. The optical response of the modulator is show in Fig. 6b . The optical response of the modulator to the pre-pulsed signal shows both a fast optical turn on and a fast optical turn off enabling ultra fast modulation. This method has previously enabled carrier injection electro-optic modulators to reach 18 Gbit/s [18] . The optical eye diagrams of the modulated signals generated by the modulators are shown in Fig. 8 .
High speed wavelength division multiplexing using silicon micro-rings
We show high speed Non Return to Zero (NRZ) optical modulation at 4 different wavelengths each at 12.5 Gbit/s. The quality factors of the eye diagrams are estimated as ) ( 7.58, 7.36, 8.64, 9 .80 all corresponding to very low bit error rates [37, 38] . We implemented the driving circuitry with discrete microwave components (Fig. 7) . For an analog electronic implementation of a pre-pulsing method on silicon please see [1] . We generated the pre-pulse signals using an impulse forming network (IFN 5201 [39] ) with a transfer function
, where T c is the derivative time constant. The digital drive signals were pre-amplified using two modulator drivers (JDSU H301) of similar gain and dispersion graphs to amplify the signal in each of the arms. We also used two 20 GHz delay lines to match the signals in time. The signals were then added with a passive 6 dB coupler. Since, the contact resistance of the PIN diodes is only 500 Ω, we have eliminated the final amplifying stage. However, a 20 Gbps amplifier with a large swing voltage (SHF 826 H [40]) can be used if the contact resistance were to be higher. We drove the modulators with 50 Ohm terminated high speed probes. Each modulator is driven by a pre-emphasis method to decouple the injection and extraction times of the device. The DC biases were individually controlled for optimum eye diagrams. A peak to peak driving voltage of 3 V is used to obtain 12.5 Gbit/s operations on each of the four devices. We show an interconnect bandwidth density for a single waveguide (bandwidth of interconnect/pitch of interconnect) of ~33.3 Gbit/s.μm assuming a center to center waveguide pitch of 1.5 micron. 1.5 micron pitch corresponds to ~20 mm length over which the intensity will suffer a 3dB coupling to the adjacent waveguide assuming two 450 nm X 250 nm waveguides with TE modes. The optical intensity of the TE mode waveguide decays by ~-24 dB compared to the waveguide edge, (~) ( log 20
where W is the waveguide width, t = 15  is evanescent field transverse decay length [41] . This compares favorably with the bandwidth density requirements for global interconnects for future technology nodes as per ITRS, which predicts 96 nm wide metal interconnects at 2 Gbit/s corresponding to a bandwidth density 20.8 Gbit/s.µm [8] . This is also several times the bandwidth density of optimally repeated global on-chip electrical interconnects today [4, 42] . The modulation rate to footprint ratio, a critical figure of merit for optical networks on chip, of this scheme is three orders of magnitude higher than previously demonstrated by using a bank of Mach-Zhender modulators [43, 44] while keeping low optical insertion losses. These modulation rate to foot print ratios (~100 Tbit/s·mm 2 ) can meet the aggressive real estate demands for optical networks for multi-chip multi-processors [4] .
Design considerations for cascaded micro-ring WDM modulators
The critical design considerations for cascaded micro-ring WDM are a) the channel spacing, and b) the total number of channels set by micro-ring FSR c) Interconnect Bandwidth Density. We note that travelling wave single mode waveguide micro-rings are ideally suited for WDM among the silicon micro-resonators. Micro disc resonators suffer from secondary modes which interfere with WDM operation [11, 16] .
WDM microring channel spacing
The spacing between the micro-rings can be controlled accurately by considering the effect of waveguide and material dispersion. The functional dependence of resonance position of the rings can be given by: 
